Dev Tools · 15h ago
Rust Simulator Flattens Hierarchies to Run 100k+ Logic Gates in Real-Time
A developer built a digital logic simulator in Rust that processes over 100,000 primitive gates in real-time on standard laptops. The engine uses a flattening compiler to eliminate nesting overhead and a hardware profiler to dynamically choose between single-threaded and parallel execution. Data-oriented design and topological cache defragmentation enable the performance gains.
Meridian48 take
The approach demonstrates how low-level optimization techniques can make complex simulations practical, but the real test will be whether the tool gains adoption beyond the developer's own projects.
Read the full reporting
Building a 100k+ Gate Digital Logic Simulator in Rust: How I Flattended Hierarchies and Maximized the L1 Cache →
DEV Community
rustdigital-logic-simulator